## **General Description**

The LTP829 is low noise, LDO Voltage Regulators with enable function that output voltages of 3.3V, 5V. These characteristics, combined with low noise and good PSRR with low dropout voltage, make this device ideal for portable consumer applications. The LTP829 can operate with up to 20 V input. The Devices are available in SOT-223, ESOP-8, DFN2 $\times$ 2-6, DFN3 $\times$ 3-8 and SOT89-3.

### **Features**

Wide Input Voltage Range: up to 20V

Max Output Current: 1A

Output Voltage Accuracy: ±2%

Adjustable Output Voltage Options: V<sub>FB</sub>=0.64V

Fixed Output Voltage: from 3.3V, 5V

Other Output Voltage Options Available on Request

Standby Current: 160 μA (Typical)

■ Dropout Voltage: 0.5V at 1A when VOUT ≥ 2 V

High Ripple Rejection: 80 dB at 1kHz

Available Packages: S0T-223, ES0P-8, S0T89-3, DFN2imes2-6, DFN3imes3-8

## **Applications**

- Consumer and Industrial Equipment Point of Regulation
- Switching Power Supply Post Regulation
- Battery Chargers
- Hard Drive Controllers


#### Order Information


Model	Package	Ordering Number Note1	Packing Option
	S0T23-3L	LTP829-xxXT3	Tape and Reel, 2500
	DFN2×2-6	LTP829-ADJF6	Tape and Reel, 3000
LTP829	DFN3×3-8	LTP829-ADJF8	Tape and Reel, 3000
	ESOP-8	LTP829-ADJS8	Tape and Reel, 4000
	S0T89-3	LTP829-xxXT4	Tape and Reel, 1000


Note: xx stands for output voltage, e.g. if xx = 18, the output voltage is 1.8V; if xx = 30, the output voltage is 3.0V. Adjustable Output Voltage, Rang: 0.64 V to 3.6 V.



# Pin Configuration (Top View)







DFN2×2-6


DFN3×3-8

## Pin Function

		Pin No.				
S0T- 223	DFN2×2 - 6	DFN3×3 - 8	S0T89-3	ESOP- 8	Pin Name	Pin Function
1	3	7	1	5,6,7,8	GND	Ground.
2	1	3, 4	3	3	OUT	Output pin.
3	6	1, 2	2	2	IN	Power supply input pin.
	4	8		1	EN	Enable pin.
	2	6		4	FB	This pin is used as an input to the control loop error amplifier and is used to set the output voltage of the LDO.
	5	5			NC	Not connect.
	Exposed Pad	Exposed Pad	1	Exposed Pad	GND	Exposed thermal pad. Connect to GND for best thermal performance.



## **Block Diagram**



## **Functional Description**

#### Enable

The LTP829 delivers the output power when it is set to enable state. When it works in disable state, there is no output power and the operation quiescent current is almost zero. The enable pin (EN) is active high.

#### Shutdown

Turn off the device by forcing the EN pin to drop below  $V_{EN(LO)}$ . If shutdown capability is not required, connect EN to IN. The LTP829 has an internal pulldown MOSFET that connects an  $R_{PULLDOWN}$  resistor to ground when the device is disabled. The discharge time after disabling depends on the output capacitance ( $C_{OUT}$ ) and the load resistance ( $R_L$ ) in parallel with the pulldown resistor ( $R_{PULLDOWN}$ ). Formula 1 calculates the time constant:

$$\tau = (R_{PULLDOWN} \times R_L) / (R_{PULLDOWN} + R_L)$$
 (1)

#### **Over-Temperature Protection**

The over-temperature protection function will turn off the P-MOSFET when the junction temperature exceeds 150°C (typical). Once the junction temperature cools down by approximately 20°C the regulator will automatically resume operation.

#### **Current-Limit Protection**

The LTP829 provides current limit function to prevent the device from damages during over-load or shorted-circuit condition. This current is detected by an internal sensing transistor.

#### RECOMMENDED OPERATING CONDITION

Parameter	Symbol	Rating	Unit
Input Voltage	V <sub>IN</sub>	up to 20	V
Output Current	I <sub>out</sub>	0 to 1	Α
Operating Ambient Temperature	$T_A$	-40 to 85	°C
Effective Input Ceramic Capacitor Value(1)	C <sub>IN</sub>	1 to 10	μF
Effective Output Ceramic Capacitor Value(1)	$C_{OUT}$	1 to 10	μF
Input and output Capacitor Equivalent Series Resistance(ESR)	ESR	5 to 100	mΩ

(1) The capacitor is a chip capacitor, and larger capacitance value is required if electrolytic capacitor is used.



### 20V Input Voltage, 1A, High Speed LDOs

### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Rating		Unit	
IN pin to GND pin <sup>(1)</sup>	-0.3 to 24		V	
OUT pin to GND pin	0.65 to 6		V	
Chip Enable Input	-0.3 to 22		V	
Maximum Junction Temperature	150		°C	
Storage Temperature	-65 to 150		°C	
ESD (HBM mode)	HBM <sup>(2)</sup> CDM <sup>(2)</sup>		±2000V ±1500V	
Latch up Current Maximum Rating <sup>(3)</sup>	200		mA	
	S0T-233	80	_	
	S0T89-3	120		
Thermal Resistance (Junction to Ambient) <sup>(4)</sup>	ESOP-8	60	°C/W	
	DFN2×2-6	105	_	
	DFN3×3-8	65		

#### NOTES:

Stresses beyond those listed under "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

- (1) Refer to ELECTRICAL CHARACTERISTIS and APPLICATION INFORMATION for Safe Operating Area.
- (2) This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per EIA/JESD22-A114
  - CDM tested per JESD22-C101
- (3) Latch up Current Maximum Rating tested per JEDEC78
- (4) This particular frame decreases the total thermal resistance of the package and increases its ability to dissipate power when an appropriate area of copper on the printed circuit board is available for heatsinking.

### Caution

This integrated circuit can be damaged by ESD if you don't pay attention to ESD protection. LINEARIN recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. LINEARIN reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. Please contact LINEARIN sales office to get the latest datasheet.



## **Electrical Characteristics**

( $V_{IN}$ =  $V_{OUT}$ +1V,  $I_{OUT}$ =10mA,  $T_a$ = 25  $^{\circ}$  C,  $C_{IN}$ =  $C_{OUT}$ =1.0uF, unless otherwise noted)

PARAMETER	SYMBOL TEST CONDITIONS		MIN	TYP	MAX	UNIT		
Input Voltage Operation Range	Vin	•				20	٧	
Outroot Walks as	Vоит	T <sub>A</sub> =25° C		-2%		+2%		
Output Voltage		-40° C≤TA≤85°	С	-3%		+3%	V	
Reference Voltage	V <sub>FB</sub>	TA=25°C			0.64		٧	
Line Regulation	Regline	2.5 V ≤ VIN ≤ 20 °	V, IOUT = 10 mA		0.05	0.2	٧	
			$0.65 \text{ V} \leq \text{V}_{\text{OUT}} < 1 \text{ V}$			2500		
		$-40$ °C $\leq T_A \leq 125$ °C,	$1 \text{ V} \leq \text{V}_{\text{OUT}} < 1.5 \text{ V}$			2000		
Dropout Voltage	<b>V</b> DROP	$V_{IN} \geq 2.5 V$ ,	1.5 V ≤ V <sub>OUT</sub> < 2 V			1000	mV	
		I <sub>OUT</sub> = 1 A	$2 \text{ V} \leq \text{V}_{\text{OUT}} < 2.5 \text{ V}$			800	·	
			$2.5V \le V_{OUT} < 5.5 V$		450	598		
Load Regulation	Regload	1 mA ≤ IOUT ≤ 80	10 mA,			40	mV	
	TCGLOAD	VIN = VOUT + 1 V					111.4	
Current Limit	Іьмт	V <sub>IN</sub> = V <sub>OUT</sub> + 1 V		1.04	1.3		Α	
Short Circuit Current Limit	ISHORT	Vout = 0 V		350			mA	
Quiescent Current	la	Ιουτ <b>= 0 mA</b>			160	190	μΑ	
Standby Current	IQ_OFF	V <sub>EN</sub> = 0 V, TA = 25	° C		0.1	1	μΑ	
EN Pin Threshold Voltage	VENH	EN Input Voltage	"H"	1.2			٧	
EN Pin Threshold Voltage	VENL	EN Input Voltage "L"				0.4	٧	
EN Pin Current	IEN	$V_{EN} \leq V_{IN} \leq 20~V$			1		μΑ	
			f=1kHz		80		<u> </u>	
Power Supply Rejection Ratio	PSRR	V <sub>IN</sub> = V <sub>OUT</sub> + 1 V, I <sub>OUT</sub> = 50 mA,	f=100kHz		70	dB		
		1 <sub>0UT</sub> - 30 IIIA, -	f=1MkHz		65		•	
Active Output Discharge Resistance (A option only)	R <sub>LOW</sub>	V <sub>IN</sub> = 4 V, V <sub>EN</sub> = 0 V			70		Ω	
Thermal Shutdown Temperature	V = Δ V V = 11 V			150		°C		
Thermal Shutdown Hysteresis	$T_{SDH}$	Increasing from T <sub>A</sub> = +25°C <sup>(2)</sup>			25		°C	
		V <sub>IN</sub> = V <sub>OUT</sub> + 1 V, I <sub>OU</sub>	<sub>Γ</sub> = 1 mA,					
Output Noise Voltage	$e_N$	f = 10 Hz to 100 kHz,			60		$\mu V_{\text{RMS}}$	
		$V_{OUT}$ = 3 V, $C_{OUT}$ = 1 $\mu$ F (2)						

<sup>(1)</sup> Here  $V_{IN}$  means internal circuit can work normal. If  $V_{IN} < V_{OUT}$ , Output voltage follow  $V_{IN}$  ( $I_{OUT} = 1$  mA), circuit is safety.



<sup>(2)</sup> Guaranteed by design and characterization. not a FT item.

<sup>(3)</sup>  $V_{DROP}$  FT test method: test the  $V_{OUT}$  voltage at  $V_{SET}$  +  $V_{DROP(MAX)}$  with 1 A output current.


<sup>(4)</sup> The minimum operating voltage is 2.5 V.  $V_{DROP} = V_{IN(MIN)} - V_{OUT}$ .


### TYPICAL PERFORMANCE CHARACTERISTICS

Note: Typical Characteristics are intended to be used as reference data; they are not guaranteed.

( $V_{IN}$  =  $V_{OUT}$  + 1 V,  $I_{OUT}$  = 1 mA,  $C_{IN}$  =  $C_{OUT}$  = Ceramic 10  $\mu$ F)


## $T_{ON}$ and $T_{OFF}$






Turn On VS. EN Voltage ( $V_{OUT} = 1.8 \text{ V}$ ,  $I_{OUT} = 0 \text{ mA}$ )


Turn Off VS. EN Voltage (V<sub>OUT</sub> = 1.8 V, I<sub>OUT</sub> = 0 mA)






Turn On VS. EN Voltage ( $V_{OUT} = 3.3 \text{ V}, I_{OUT} = 0 \text{ mA}$ )

Turn Off VS. EN Voltage ( $V_{OUT} = 3.3 \text{ V}$ ,  $I_{OUT} = 0 \text{ mA}$ )






Turn On VS. EN Voltage ( $V_{OUT} = 5.0 \text{ V}$ ,  $I_{OUT} = 0 \text{ mA}$ )

Turn Off VS. EN Voltage ( $V_{OUT} = 5.0 \text{ V}, I_{OUT} = 0 \text{ mA}$ )


## Input Transient Response

( $V_{IN}$  =  $V_{OUT}$  + 1 V,  $I_{OUT}$  = 10 mA,  $C_{OUT}$  = 10  $\mu$ F, t = 10  $\mu$ S,  $V_{IN}$  jump from 6V to 18V)




Input Transient Response (V<sub>OUT</sub> = 1.8 V, I<sub>OUT</sub> = 1 mA)

Input Transient Response (V<sub>OUT</sub> = 1.8 V, I<sub>OUT</sub> = 1 mA)



Input Transient Response (V<sub>OUT</sub> = 3.3 V, I<sub>OUT</sub> = 1 mA)

Input Transient Response (V<sub>OUT</sub> = 3.3 V, I<sub>OUT</sub> = 1 mA)




Input Transient Response (V<sub>OUT</sub> = 5.0 V, I<sub>OUT</sub> = 1 mA)


Input Transient Response ( $V_{OUT} = 5.0 \text{ V}, I_{OUT} = 1 \text{ mA}$ )

## Load Transient Response






Load Transient Response (V<sub>OUT</sub> = 1.8 V, I<sub>OUT</sub> = 1~1000 mA) Load Transient Response (V<sub>OUT</sub> = 1.8 V, I<sub>OUT</sub> = 1~1000 mA)




 $Load\ Transient\ Response\ (V_{OUT}=3.3\ V,\ I_{OUT}=1\sim1000\ mA) \\ Load\ Transient\ Response\ (V_{OUT$ 




Load Transient Response (V<sub>OUT</sub> = 5.0 V, I<sub>OUT</sub> = 1~1000 mA) Load Transient Response (V<sub>OUT</sub> = 5.0 V, I<sub>OUT</sub> = 1~1000 mA)




## **Temperature Characteristics**




Supply Current VS. Temperature




Shutdown Current VS. Temperature



Output Voltage VS. Temperature (V<sub>OUT</sub> = 1.8 V)



Output Voltage VS. Temperature (V<sub>OUT</sub> = 3.3 V)





Output Voltage VS. Temperature (V<sub>OUT</sub> = 5.0 V)

#### **PSRR**


 $V_{IN}$  =  $V_{OUT}$  + 1 V,  $I_{OUT}$  = 0 mA,  $C_{IN}$  =  $C_{OUT}$  = 10  $\mu F$ 









PSRR VS.  $I_{OUT}$  ( $V_{OUT} = 1.8 \text{ V}$ ,  $I_{OUT} = 500 \text{ mA}$ )




PSRR VS.  $I_{OUT}$  ( $V_{OUT} = 3.3 \text{ V}$ ,  $I_{OUT} = 50 \text{ mA}$ )



PSRR VS.  $I_{OUT}$  ( $V_{OUT} = 3.3 \text{ V}, I_{OUT} = 500 \text{ mA}$ )




PSRR VS.  $I_{OUT}$  ( $V_{OUT} = 5.0 \text{ V}$ ,  $I_{OUT} = 50 \text{ mA}$ )



PSRR VS.  $I_{OUT}$  ( $V_{OUT} = 5.0 \text{ V}$ ,  $I_{OUT} = 500 \text{ mA}$ )



## **Application Circuits**



### Input and Output Capacitor Selection

The LTP829 requires an output capacitance of 1  $\mu$ F or larger for stability. Use X5R-type and X7R-type ceramic capacitors because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature. When choosing a capacitor for a specific application, pay attention to the dc bias characteristics for the capacitor. Higher output voltages cause a significant derating of the capacitor. Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. Some input supplies have a high impedance, thus placing the input capacitor on the input supply helps reduce the input impedance. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. If the input supply has a high impedance over a large range of frequencies, several input capacitors can be used in parallel to lower the impedance over frequency. Use a higher-value capacitor if large, fast, rise-time load transients are anticipated, or if the device is located several inches from the input power source.

## **Application of Electrolytic Capacitor**

If the electrolytic capacitor should be used as input and output capacitor, the capacitance of the capacitor must be greater.

### Enable

The LTP829 has an EN pin to turn on or turn off the regulator, When the EN pin is in logic high, the regulator will be turned on. The shutdown current is almost 0  $\mu$ A typical. The EN pin may be directly tied to VIN to keep the part on. The Enable input is CMOS logic and cannot be left floating.



### 20V Input Voltage, 1A, High Speed LDOs

## **Application Circuits**

## Setting the Output Voltage

The LTP829 develops a 0.64 V reference voltage,  $V_{FB}$ , between the output and the adjust terminal. This voltage is applied across resistor  $R_1$  to generate a constant current. The current  $I_{ADJ}$  from the ADJ terminal could introduce DC offset to the output. Because, this offset is very small (about 0.1  $\mu$ A) , it can be ignored. The constant current then flows through the output set resistor  $R_2$  and sets the output voltage to the desired level. Equation 2 is used for calculating  $V_{OUT}$ :

$$V_{OUT} = V_{FB} \times (1 + R_1/R_2)$$
 (2)

Although  $I_{AD,1}$  is very small,  $R_1+R_2$  should be limited to less than 100 k $\Omega$  for optimum performance.

## **Dropout Voltage**

The LTP829 uses a PMOS pass transistor to achieve low dropout. When  $(V_{IN} - V_{OUT})$  is less than the dropout voltage  $(V_{DO})$ , the PMOS pass device is in the linear region of operation and the input-to-output resistance is the  $R_{DS(ON)}$  of the PMOS pass element.  $V_{DO}$  scales approximately with output current because the PMOS device behaves like a resistor in dropout mode. As with any linear regulator, PSRR and transient response degrade as  $(V_{IN} - V_{OUT})$  approaches dropout operation.

#### Thermal Shutdown

Thermal shutdown protection disables the output when the junction temperature rises to approximately  $150^{\circ}$ C Disabling the device eliminates the power dissipated by the device, allowing the device to cool. When the junction temperature cools to approximately  $125^{\circ}$ C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits regulator dissipation, protecting the LDO from damage as a result of overheating. Activating the thermal shutdown feature usually indicates excessive power dissipation as a result of the product of the  $(V_{IN} - V_{OUT})$  voltage and the load current. For reliable operation, limit junction temperature to  $125^{\circ}$ C maximum.

### Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction to ambient thermal resistance.


For recommended operating condition specifications the maximum junction temperature is 125° C and  $T_A$  is the ambient temperature. The junction to ambient thermal resistance,  $\theta_{JA}$ , is layout dependent.

The maximum power dissipation depends on the operating ambient temperature for fixed  $T_{J(MAX)}$  and thermal resistance,  $\theta_{JA}$ .




# **Package Dimension**


#### SOT-223




	Dimensions In Millimeters			
Symbol	Min	Max		
A	1.520	1.800		
A1	0.000	0.100		
A2	1.500	1.700		
b	0.660	0.820		
С	0.250	0.350		
D	6.200	6.400		
D1	2.900	3.100		
E	6.830	7.070		
E1	3.300	3.700		
e	2.300BSC			
e1	4.500	4.700		
L	0.900	1.150		
θ	0°	10°		










Unit: mm

Complete	Dimensions In Millimeters			
Symbol	Min	Max		
А		1.750		
A1	0.100	0.225		
A2	1.300	1.500		
b	0.390	0.480		
С	0.210	0.260		
D	4.700	5.100		
D1	3.200	3.400		
Е	5.800	6.200		
E1	3.700	4.100		
E2	2.300	2.500		
е	1.270BSC			
L	0.500	0.800		
θ	0°	8°		




#### SOT-89



Symbol	Dimensions In Millimeters		
	Min	Max	
A	1.400	1.600	
b	0.320	0.520	
С	0.350	0.440	
D	4.400	4.600	
D1	1.550REF		
Е	3.940	4.250	
E1	2.300	2.600	
е	1.500BSC		
e1	3.000BSC		
L	0.900 1.200		


DFN3×3-8



Unit: mm

Symbol	Dimensions In Millimeters		
	Min	Max	
А	0.700	0.800	
A1	0.000	0.050	
A2	0.2	03REF	
b	0.180	0.300	
D	2.900	3.100	
D1	2.200	2.400	
Е	2.900	3.100	
E1	1.400	1.600	
е	0.69	50BSC	
L	0.375	0.575	
k	0.200		

#### DFN2×2-6



Symbol	Dimensions In Millimeters		
	Min	Max	
А	0.700	0.900	
A1	0.000	0.050	
A2	0.2	03REF	
b	0.180	0.300	
D	1.900	2.100	
D1	1.100	1.300	
Е	1.900	2.100	
E1	0.600	0.800	
е	0.69	50BSC	
L	0.250	0.450	
k	0.200		

